

# Contents

1.0 Address Path	2
1.1 Address Pad Input Buffer	3
1.1.1 Electro Static Discharge 1	4
1.1.2 Pad Input Buffer	5
1.1.3 Clock Buffer 1	6
1.1.4 Clock Buffer 2	7
1.1.5 Pad Input Buffer	8
1.2 Refresh Counter	9
1.3 Row Address Multiplexer and Latch	10
1.3.1 Multiplexer And Latch 2	11
1.3.2 Multiplexer And Latch 1	12
1.4 Column Address Multiplexer And Latch	13
1.4.1 Column Address Latch And Multiplexer	14
1.4.2 Column Address Latch And Multiplexer 2	15
1.5 Bank And A10 Multiplexer	16
1.5.1 Latch & MUX	17
1.5.2 Latch & MUX 2	18
1.6 Buffers 16	19
1.7 Buffers	20
1.8 Buffers	21
1.9 AY012 Decoder	22
1.10 Row Address Path For Bank5	23
1.10.1 Latches	24
1.10.2 Decoder	25
1.10.3 Redundancy Row Address for A Bank	26
1.10.3.1 Redundancy Row Decoder for a Quarter of Bank	27
1.10.3.1.1 Enable Buffer	28
1.10.3.1.2 Redundancy Predecoder	29
1.10.3.1.2.1 Decoder	30
1.10.3.1.2.2 Redundancy RA Decoder	31
1.10.3.1.2.2.1 Redundancy Controller	32
1.10.3.1.2.2.1.1 Fuse Circuis	33
1.10.3.1.2.2.1.2 Latches	34
1.10.3.1.2.2.1.2.1 Latch	35
1.10.3.1.2.2.1.3 Address Detector	36
1.10.3.1.2.2.2 Decoder Cell	37
1.10.3.1.2.3 Latches	38
1.10.3.1.3 Decoder	39
1.10.3.1.4 Decoder	40
1.10.3.1.5 Redundancy Row Address Detector	41
1.10.4 Row Address Pre-decoder	42

1.10.4.1 Buffers	43
1.10.4.2 Row Predecoder	44
1.10.4.3 Row Predecoder	45
1.10.4.4 Row Predecoder	46
1.10.4.5 Row Predecoder	47
1.10.4.6 Row Predecoder	48
1.10.5 Enable Logic	49
1.10.6 Row Local Decoder for one Bank	50
1.10.6.1 Buffers	51
1.10.6.2 Buffer	52
1.10.6.3 Row Decoder for High Bits	53
1.10.6.4 Row Decoder for High Bits	54
1.10.6.5 Row Local Decoder 1	55
1.10.6.5.1 Word Line Driver Controller	56
1.10.6.5.2 Decoder 11	57
1.10.6.5.2.1 Demultiplexer 1To8	58
1.10.6.5.3 Decoder	59
1.10.6.5.4 Decoder	60
1.10.6.5.5 INV	61
1.10.6.5.6 Word Line Drivers for A Macro	62
1.10.6.5.6.1 Word Line Driver	63
1.10.6.5.6.2 Word Line Driver	64
1.11 Column Address Path For Bank5	65
1.11.1 Multiplexers	66
1.11.2 Coulmn Address Decoder for Half Bank	67
1.11.2.1 Coulmn Decoder Controller	68
1.11.2.2 Latches	69
1.11.2.3 Redundancy Column Address for a Quarter of Bank	70
1.11.2.3.1 Decoder	71
1.11.2.3.1.1 Buffer	72
1.11.2.3.2 Redundancy CA Decoder	73
1.11.2.3.2.1 Redundancy Controller	74
1.11.2.3.2.1.1 Fuse Circuits	75
1.11.2.3.2.1.2 Latches	76
1.11.2.3.2.1.3 Multiplexeres	77
1.11.2.3.2.1.4 Address Detector	78
1.11.2.3.2.2 Decoder Cell	79
1.11.2.3.2.3 Latches	80
1.11.2.3.3 Redundancy Column Address Detector	81
1.11.2.4 Buffer	82
1.11.2.5 CA Pre-Decoder 1	83
1.11.2.6 CA Pre-Decoder 2	84
1.11.2.7 CA Pre-Decoder 3	85

1.11.2.8 Column Address Local Decoder For One Eighth Of A Bank -----	86
1.11.2.8.1 Column Address Local Decoder -----	87
1.11.2.8.1.1 Decoder Cell -----	88
1.11.2.8.2 Column Address Local Decoder -----	89
1.11.2.8.2.1 Decoder Cell -----	90
1.11.2.8.3 Redundancy Column Address Local Decoder -----	91
1.11.2.8.4 Column Address Decoder -----	92
1.11.2.8.4.1 Decoder Cell -----	93
1.11.2.8.4.2 Decoder Cell -----	94
1.11.2.8.5 Demultiplexer&Driver 64-Bit -----	95
1.11.2.8.5.1 Demultiplexer&Driver -----	96
1.11.2.8.6 Demultiplexer 1to64 -----	97
1.11.2.8.6.1 Demultiplexer 1To2 -----	98
1.11.2.8.7 Demultiplexer&Driver 64-Bit -----	99
1.11.2.8.7.1 Demultiplexer 1To2 -----	100
1.11.2.8.7.2 Demultiplexer 1To4 -----	101
1.11.2.9 Test Cell -----	102
2.0 Data Path -----	104
2.1 Global Data Write Path -----	105
2.1.1 DQU Input Buffers -----	106
2.1.1.1 DQ Input Buffer -----	107
2.1.1.1.1 Amplifier -----	108
2.1.1.1.2 Amplifier_2_cc -----	109
2.1.1.1.3 Variable Capacitor -----	110
2.1.2 DQL Input Buffers -----	111
2.1.2.1 DQ Input Buffer -----	112
2.1.3 DQU Prefetch -----	113
2.1.3.1 DQU Demultiplexers -----	114
2.1.3.2 DQU Register And Delay -----	115
2.1.3.2.1 DQ Register and Delay -----	116
2.1.3.3 DQU Input Register -----	117
2.1.3.3.1 DQ Input Register -----	118
2.1.4 DQL Prefetch -----	119
2.1.4.1 DQL Multiplexers -----	120
2.1.4.2 DQL Register And Delay -----	121
2.1.4.3 DQL Input Register -----	122
2.1.5 DQ Write Regsisters -----	123
2.1.5.1 DQ Write Register -----	124
2.1.6 Data Write MUX and Latch -----	125
2.1.6.1 Data Write MUX&Latch 32-Bit 2 -----	126
2.1.6.1.1 Data Write MUXs Latches Control 2 -----	127
2.1.6.1.2 Data Write MUX Latch Cell 1 -----	128
2.1.6.2 Data Write MUX&Latch 32-Bit 1 -----	129

2.1.6.2.1 Data Write MUXs Latches Control 1	-----	130
2.1.6.2.2 Data Write MUX Latch Cell 2	-----	131
2.1.6.3 Data Write MUX&Latch 32-Bit 4	-----	132
2.1.6.3.1 Data Write Muxs Latches Control 4	-----	133
2.1.6.4 Data Write MUX&Latch 32-Bit 3	-----	134
2.1.6.4.1 Data Write MUXs Latches Control 3	-----	135
2.1.6.4.2 Data Write MUX Latch Cell 3	-----	136
2.2 DM and DQS Input	-----	137
2.2.1 DQS Input Buffers	-----	138
2.2.1.1 DQSU Input Buffer	-----	139
2.2.1.1.1 Adjust Delay	-----	140
2.2.1.2 DQSL Input Buffer	-----	141
2.2.2 DM Input Buffers	-----	142
2.2.3 DQ Register Clock	-----	143
2.2.3.1 DQ Register Clock Logic	-----	144
2.2.3.1.1 DM CK Buffer	-----	145
2.2.3.2 Buffers	-----	146
2.2.4 DM Prefetch	-----	147
2.2.4.1 DM Prefetch Control 1	-----	148
2.2.4.2 DM Test	-----	149
2.2.4.3 DQ Input Register 2	-----	150
2.2.5 DM Buffer	-----	151
2.2.6 DM Register for One Bank	-----	152
2.3 Local Data Path for One Bank (Bank5)	-----	153
2.3.1 IO Gating for One Bank	-----	154
2.3.1.1 IO Gating for 64-bit	-----	155
2.3.1.1.1 IO Gating 4Cell	-----	156
2.3.1.1.1.1 IO Gating Cell	-----	157
2.3.1.1.1.2 IO_Gating_Cell_2	-----	158
2.3.1.1.1.3 IO Gating Cell	-----	159
2.3.1.1.1.4 IO Gating Cell	-----	160
2.3.1.2 IO Gating Control for 128-bit	-----	161
2.3.1.2.1 IO Gating Control Cell	-----	162
2.3.2 Sense Amplifier for One Bank	-----	163
2.3.2.1 SA for Two Rows In Half Bank	-----	164
2.3.2.1.1 SP Switch	-----	165
2.3.2.1.2 SN Switch	-----	166
2.3.2.1.3 SA For A Quarter Row In Half Bank	-----	167
2.3.2.1.3.1 Four Sense Amplifiers	-----	168
2.3.2.2 SA Control for 2 Rows in One Bank	-----	169
2.3.2.2.1 SA Control Cell	-----	170
2.3.3 Read Amplifier for One Bank	-----	171
2.3.3.1 Read Amplifier 64-bit	-----	172

2.3.3.1.1 Read Amplifier	-----	173
2.3.3.2 Read Amplifier Control Cell	-----	174
2.3.4 Write Driver for One Bank	-----	175
2.3.4.1 Write Driver 64-bit	-----	176
2.3.4.1.1 Write Driver	-----	177
2.4 Global Data Read Path	-----	178
2.4.1 Data Read Driver For Two Banks	-----	179
2.4.1.1 Data Read Driver 32-Bit	-----	180
2.4.1.2 Data Read Driver 32-Bit	-----	181
2.4.1.3 Data Read Driver 32-Bit	-----	182
2.4.1.4 Data Read Driver 32-Bit	-----	183
2.4.1.5 Data Read Control 1	-----	184
2.4.1.6 Data Read Driver Pull Down 1	-----	185
2.4.1.7 Data Read Driver Pull Down 2	-----	186
2.4.1.8 Data Read Driver Pull Up 3	-----	187
2.4.1.9 Data Read Driver Pull Up 4	-----	188
2.4.1.10 Data Read Driver Pull Up 1	-----	189
2.4.1.11 Data Read Driver Pull Up 2	-----	190
2.4.2 Read Burst Order	-----	191
2.4.2.1 Read Burst Order Cell	-----	192
2.4.2.1.1 Multiplexer 8To1_2	-----	193
2.4.2.1.2 Multiplexer 8To1_1	-----	194
2.4.3 Multi-Purpose Register	-----	195
2.4.3.1 MPR Control	-----	196
2.4.3.2 Read Data XNOR4	-----	197
2.4.3.2.1 Latches	-----	198
2.4.3.3 Read Data XNOR3	-----	199
2.4.3.3.1 Latches	-----	200
2.4.3.4 Read Data XNOR2	-----	201
2.4.3.4.1 Latches	-----	202
2.4.3.5 Read Data XNOR1	-----	203
2.4.3.5.1 Latches 4	-----	204
2.4.3.6 MPR Multiplexer	-----	205
2.4.3.6.1 MPR Enable	-----	206
2.4.3.6.2 MPR Cell 8	-----	207
2.4.3.6.3 MPR Cell 7	-----	208
2.4.3.6.4 MPR Cell 6	-----	209
2.4.3.6.5 MPR Cell 5	-----	210
2.4.3.6.6 MPR Cell 4	-----	211
2.4.3.6.7 MPR Cell 3	-----	212
2.4.3.6.8 MPR Cell 2	-----	213
2.4.3.6.9 MPR Cell 1	-----	214
2.4.3.6.10 Buffers	-----	215

2.4.3.7	Read Data MUX 2	216
2.4.3.8	Read Data MUX 1	217
2.4.3.9	MPR and Data Read Multiplexer	218
2.4.3.10	MPR Access	219
2.4.3.10.1	MPR Access Cell	220
2.4.4	Data Read Latches	221
2.4.4.1	Data Read 8-Bit Latch	222
2.4.4.1.1	Latches 10	223
2.4.5	Write Leveling Control 1	224
2.4.6	Data Read Multiplexer 8To2	225
2.4.6.1	Latch And MUX	226
2.4.7	Data Read Multiplexer 2to1	227
2.4.7.1	MUX and Driver	228
2.4.8	Write Leveling Control 2	229
2.4.8.1	Clock Driver	230
2.4.9	Data Output Buffers	231
2.4.9.1	Data Output Buffer	232
2.4.9.1.1	OCD and ODT Control	233
2.4.9.1.1.1	Buffer 1	234
2.4.9.1.1.2	OCD Cell 2	235
2.4.9.1.1.3	Demultiplexer 1	236
2.4.9.1.1.4	Buffer 2	237
2.4.9.1.1.5	OCD Cell 1	238
2.4.9.1.1.6	Demultiplexer 2	239
2.4.9.1.2	DQ Up Resistor	240
2.4.9.1.3	DQ Down Resistor	241
2.4.10	Data Read Out Control	242
2.4.10.1	Clock Driver	243
2.4.10.2	Output Control Cell 3	244
2.5	DM and DQS Output	245
2.5.1	DLL Clock for Data Read Path	246
2.5.1.1	Data Read Clock Cell	247
2.5.2	DQS Output	248
2.5.2.1	Clock Driver 2	249
2.5.2.2	MUX And Driver 2	250
2.5.2.3	MUX And Driver 3	251
2.5.2.4	DQS Output Control	252
2.5.2.4.1	Output Control Cell	253
2.5.3	DM Output	254
2.5.3.1	MUX And Driver 4	255
2.5.3.2	Output Control Cell 2	256
2.5.3.3	Clock Input for DM	257
2.5.3.4	DM OUTPUT CONTROL	258

2.5.3.4.1 DM Output Control 1	-----	259
2.5.3.4.2 DM Output Control 2	-----	260
3.0 CK Pad Input and DLL	-----	262
3.1 CK Pad Input	-----	263
3.1.1 Input Buffer	-----	264
3.2 Delay Locked Loop	-----	265
3.2.1 Delay Locked Controller	-----	266
3.2.1.1 State Machine 7	-----	267
3.2.1.2 State Machine 4	-----	268
3.2.1.3 Test Decoder	-----	269
3.2.1.4 Register	-----	270
3.2.1.5 Buffers	-----	271
3.2.1.6 State Machine 5	-----	272
3.2.1.7 Delay Locked Loop Logic 2	-----	273
3.2.1.8 Delay Locked Loop Logic 1	-----	274
3.2.1.8.1 State Machine 6	-----	275
3.2.1.8.2 State Machine 1	-----	276
3.2.1.8.3 State Machine 2	-----	277
3.2.1.8.4 State Machine 3	-----	278
3.2.2 Frequency Divider 6	-----	279
3.2.3 Frequency Divider 8	-----	280
3.2.4 Clock and Select for Continuous Counting Controller 2	-----	281
3.2.5 State Machine 8	-----	282
3.2.6 Buffers 2	-----	283
3.2.7 Continuous Counting Controller 3	-----	284
3.2.7.1 Continuous Counting Controller Logic 3	-----	285
3.2.8 Continuous Counting Controller 4	-----	286
3.2.9 Clock Generator	-----	287
3.2.10 Clock Latency Buffer	-----	288
3.2.11 Continuous Counting Controller 2	-----	289
3.2.11.1 Continuous Counting Controller Logic	-----	290
3.2.11.2 Buffers	-----	291
3.2.11.3 Continuous Counting Cycle Detector 2	-----	292
3.2.12 Clock Delay Line 2	-----	293
3.2.12.1 Delay Line 3	-----	294
3.2.12.1.1 Delay Line Cell 2	-----	295
3.2.12.2 Delay Line Cell with Multiplexer 2	-----	296
3.2.12.2.1 Delay Line Multiplexer 1	-----	297
3.2.12.3 Delay Line Cell 2	-----	298
3.2.13 Clock Delay Line 3	-----	299
3.2.13.1 Decoder	-----	300
3.2.13.2 Delay Line 2	-----	301
3.2.13.2.1 Delay Line Cell 1	-----	302

3.2.13.3 Delay Line Multiplexer 3 -----	303
3.2.14 latches and D Flip Flop -----	304
3.2.14.1 Buffer -----	305
3.2.15 Frequency Divider 1 -----	306
3.2.16 Clock and Select for Continuous Counting Controller 1 -----	307
3.2.17 Continuous Counting Controller 1 -----	308
3.2.17.1 Continuous Counting Cycle Detector 1 -----	309
3.2.18 Clock Delay -----	310
3.2.18.1 Nand cell -----	311
3.2.19 Delay Line 1 -----	312
3.2.20 Frequency Divider 7 -----	313
3.2.21 Clock Delay Line 1 -----	314
3.2.22 CAS Latency Clock Register And Multiplexer -----	315
3.2.22.1 Selector for CAS Lantency Register and Multiplexer -----	316
3.2.22.2 CAS Latency Register and Multiplexer Clock Generator -----	317
3.2.22.3 CAS LATENCY Decoder -----	318
3.2.23 Continuous Counting Controller 5 -----	319
3.2.24 Delay Line Multiplexer 1 -----	320
3.2.25 Delay Line Multiplexer 2 -----	321
3.2.26 Phase and Frequency Detector 2 -----	322
3.2.27 Frequency Divider 5 -----	323
3.2.28 Phase and Frequency Detector 1 -----	324
3.2.29 CAS Write Latency Registers And Multiplexers -----	325
3.2.29.1 CWL Register and Multiplexer Clock Generator -----	326
3.2.29.2 Selector for CWL Register and Multiplexer -----	327
3.2.29.3 CWL Decoder 2 -----	328
3.2.29.4 Buffers 3 -----	329
3.2.29.5 CWL Register and Multiplexer 2 -----	330
3.2.29.6 CWL Register and Multiplexer 1 -----	331
3.2.30 Phase and Frequency Detector Output 2 -----	332
3.2.31 CAS Latency Clock Register -----	333
3.2.32 Phase and Frequency Detector Output 1 -----	334
3.2.33 Continuous Counting Controller 7 -----	335
3.2.34 Continuous Counting Controller 6 -----	336
3.2.34.1 Continuous Counting Controller Logic 2 -----	337
3.2.35 CAS Write Lantency Clock Output -----	338
3.2.35.1 DLL Read Clock Buffer 1 -----	339
3.2.36 CAS Latency Clock Output -----	340
3.2.36.1 Buffer 3 -----	341
3.2.37 Clock And Select for Continuous Counting Controller -----	342
3.2.37.1 Frequency Divider 9 -----	343
3.2.38 DM Clock Output -----	344
4.0 Power Management -----	346



4.1 Charge Pumps 3	347
4.1.1 Oscillator 1	348
4.1.2 Delay	349
4.1.3 Charge Pump 1	350
4.1.4 Charge_Pump	351
4.2 VREF Selector	352
4.2.1 Voltage Regulator	353
4.3 Charge Pump 6	354
4.3.1 Oscillator	355
4.4 Charge Pumps 2	356
4.4.1 Oscillator for Charge Pumps 2	357
4.4.1.1 Oscillator 7	358
4.4.1.2 Oscillator 6	359
4.4.2 Delay	360
4.4.3 Power Switch	361
4.4.4 Charge Pump	362
4.4.5 Charge Pump 2	363
4.5 Charge Pumps 1	364
4.5.1 Oscillator	365
4.5.2 Delay	366
4.5.3 Charge Pump 4	367
4.6 Charge Pump	368
4.6.1 Oscillator for Charge Pump	369
4.6.1.1 Non Overlap Circuits	370
4.7 Voltage Switch for Bank5	371
4.8 Voltage Detector 2	372
4.8.1 Voltage Divider	373
4.8.2 Comparator	374
4.9 Voltage Detector 3	375
4.9.1 Resistor	376
4.9.1.1 Decoder	377
4.9.2 Amplifier	378
4.9.3 Delay	379
4.10 Voltage Generator	380
4.10.1 Amplifier	381
4.10.2 Resistor	382
4.10.2.1 Decoder	383
4.10.3 Control Input Buffer	384
4.10.4 Decoder	385
4.10.5 Buffer	386
4.10.6 Decoder	387
4.10.7 Control Logic	388
4.10.8 Amplifier	389

4.10.9 Resistor	390
4.10.9.1 Decoder	391
4.10.10 Resistor and Cap	392
4.10.10.1 Decoder	393
4.10.11 Follower	394
4.10.12 Follower	395
4.10.13 Follower 3	396
4.11 VREFCA Circuits	397
4.11.1 VREFCA Controller	398
4.11.2 VREFCA Detector	399
4.11.3 Voltage Divider	400
4.11.4 Voltage Divider	401
4.12 Bandgap and Voltage Generator	402
4.12.1 Amplifier 1	403
4.12.2 Reference Generator	404
4.12.3 Amplifier	405
4.12.4 Comparator	406
4.12.5 Bandgap 2	407
4.12.6 Voltage Generator	408
4.12.6.1 Input Buffer	409
4.12.6.2 Amplifier 2	410
4.12.6.3 Resistor	411
4.12.6.3.1 Decoder	412
4.12.6.4 Resistor	413
4.12.6.4.1 Input Buffer	414
4.12.6.5 Voltage Detector	415
4.12.6.5.1 Decoder	416
4.12.6.5.2 Voltage Divider	417
4.12.6.5.3 Voltage Divider	418
4.12.6.5.4 Comparator	419
4.12.6.5.5 Comparator	420
4.12.6.6 Amplifier 3	421
4.13 Power Control Logic	422
4.13.1 Buffers	423
4.13.2 Decoder	424
4.13.3 Logic Buffer	425
4.13.3.1 Buffers	426
4.13.4 Control Logic	427
4.13.4.1 Test Delay	428
4.13.5 Buffers	429
4.13.6 Control Buffer	430
4.13.7 Decoder	431
4.13.8 Decoder	432

4.14 Bypass -----	433
4.14.1 Electro Static Discharge 2 -----	434
4.14.2 Electro Static Discharge 6 -----	435
4.14.3 Electro Static Discharge 5 -----	436
4.14.4 Electro Static Discharge 3 -----	437
4.14.5 Electro Static Discharge 4 -----	438
4.14.6 Electro Static Discharge 7 -----	439
4.15 Voltage Generator -----	440
4.15.1 Decoder -----	441
4.15.2 Regulator -----	442
4.16 Regulator -----	443
4.16.1 Control Input Buffer -----	444
4.17 VDDI2 Generator -----	445
4.17.1 Clock Generator -----	446
4.17.2 Regulator -----	447
4.17.2.1 Bias Regulator -----	448
4.17.2.2 Amplifier -----	449
4.17.3 Regulator -----	450
4.17.3.1 Bias Generator -----	451
4.17.3.2 Amplifier -----	452
4.17.4 Regulator -----	453
4.18 Power OK Circuits -----	454
4.18.1 VCP2 OK Circuits 2 -----	455
4.18.2 VCP2 OK Circuits 1 -----	456
4.18.3 VREFDQ OK Circuits -----	457
4.18.4 VDDI2 OK -----	458
4.18.5 VDD OK -----	459
4.18.6 Power OK Buffers 1 -----	460
4.18.7 Power OK Buffers 2 -----	461
4.19 VDDI2 Reference Voltage Generator -----	462
4.19.1 Voltage Generator Control -----	463
4.19.2 Voltage Divider -----	464
4.19.2.1 Resistor -----	465
4.19.2.2 Resistor -----	466
4.19.2.2.1 Decoder -----	467
4.19.3 Resistor -----	468
4.19.3.1 Decoder -----	469
4.19.4 Amplifier -----	470
4.19.5 Follower -----	471
4.19.6 Amplifier -----	472
4.19.7 Voltage Generator -----	473
4.19.7.1 Amplifier 9 -----	474
4.19.7.2 Voltage Regulator -----	475

4.19.8 Amplifier	476
4.20 VDDI1 Generator for Bank5	477
4.20.1 Internal Voltage Controller for Bank5	478
4.20.1.1 Delay Line	479
4.20.1.2 Delay Line	480
4.20.2 Internal Voltage Generator	481
4.20.2.1 Voltage Regulator	482
4.21 Power Switch for Bank5	483
5.0 ZQ Calibration	485
5.1 ZQ Calibration Comparator	486
5.1.1 ZQ Buffers 2	487
5.1.2 ZQ Buffers 3	488
5.1.3 ZQ Buffers 4	489
5.1.4 Decoder	490
5.1.5 Decoder	491
5.1.6 ZQ Up Resistor	492
5.1.7 ZQ Down Resistor	493
5.1.8 Voltage Divider	494
5.1.8.1 Decoder	495
5.1.8.2 Decoder	496
5.1.8.3 Decoder	497
5.1.9 COMPARATOR 1	498
5.2 ZQ Clock Generator	499
5.3 ZQ Multiplexers and D Flip Flops	500
5.3.1 Oscillator	501
5.3.2 ZQ Multiplexer and D Flip Flop 1	502
5.3.3 ZQ Multiplexer and D Flip Flop 2	503
5.3.4 ZQ Multiplexer and D Flip Flop 3	504
5.4 ZQ Register	505
5.5 ZQ Multiplexers and Latches	506
5.6 Oscillator 3	507
5.6.1 Frequency Divider 10	508
5.7 ZQ Buffers 1	509
5.7.1 Buffers	510
5.8 ZQ Buffers 5	511
5.8.1 Buffers	512
6.0 Bank Control Logic	514
6.1 Self-Refresh Controller	515
6.1.1 Counter 2	516
6.1.2 Timming Controller	517
6.1.2.1 Oscillator	518
6.1.2.1.1 Capacitor	519
6.1.2.2 Divider	520

6.1.2.3 Data Detector	521
6.1.2.3.1 Logic	522
6.1.3 Counter 3	523
6.1.4 Self-Refresh Mode Set	524
6.1.5 Buffer	525
6.1.6 SR Enable Timing Controller	526
6.1.6.1 Oscillator 3	527
6.1.6.2 Counter	528
6.1.7 Temperature Detector	529
6.1.7.1 Bandgap 1	530
6.1.7.1.1 Amplifier	531
6.1.7.2 Voltage Generator	532
6.1.7.2.1 Control Logic	533
6.1.7.3 Comparator	534
6.1.8 Timing Controller	535
6.1.8.1 Divider	536
6.1.8.2 Oscillator	537
6.1.8.3 Buffer	538
6.1.8.4 Buffer	539
6.1.9 Counter	540
6.1.9.1 Clock Control	541
6.1.10 STR Controller	542
6.1.10.1 Divider	543
6.1.10.2 Register	544
6.1.10.3 Oscillator	545
6.1.10.4 Oscillator	546
6.1.10.5 Data Adder	547
6.1.10.5.1 Full Adder 3	548
6.1.10.6 Data Detector	549
6.1.10.7 Decoder	550
6.1.10.8 Register	551
6.1.11 Rising edge Detector	552
6.1.12 Timing Controller	553
6.1.12.1 Oscillator	554
6.1.12.2 Rising Edge Detector	555
6.1.13 Level Shifters 1	556
6.1.14 Buffer	557
6.2 Auto Precharge Controller	558
6.2.1 Shift Register	559
6.2.1.1 Decoder	560
6.2.2 Auto Precharge Register	561
6.3 AP Decoder	562
6.4 Bank Decoder	563

6.5 Mux Latch .....	564
6.6 Multiplexer 3to1 .....	565
6.7 Bank Decoder 2 .....	566
6.8 Single Bank Precharge Selector .....	567
6.9 PASR Decoder and Register .....	568
6.9.1 Latch .....	569
6.9.2 PASR Register .....	570
6.10 Buffers .....	571
6.11 Buffers .....	572
6.12 Buffers .....	573
6.13 Bank5 Control Logic .....	574
6.13.1 Control Logic .....	575
6.13.1.1 Rising Edge Detector .....	576
6.13.1.2 Latches .....	577
6.13.1.3 Delay Line .....	578
6.13.1.4 Delay Line .....	579
6.13.1.5 Over Voltage Detector .....	580
6.13.1.5.1 Level Shifter .....	581
6.13.1.5.2 Level Shifter .....	582
6.13.1.5.3 Delay Line .....	583
6.13.1.6 Edge Detector .....	584
6.13.1.7 Auto Precharge control Logic for one Bank .....	585
6.13.1.7.1 Delay Line .....	586
6.13.1.8 Delay Lines .....	587
6.13.1.9 Multiplexer 2to1 .....	588
6.13.1.10 Delay Line .....	589
6.13.2 Read and Write Enable Controller for A Bank .....	590
6.13.3 Read Write Timming Circuits .....	591
6.13.3.1 Delay Line .....	592
6.13.3.2 Delay Line .....	593
6.13.3.3 Oscillator .....	594
6.13.3.3.1 Delay Line .....	595
6.13.3.4 Timming Controller .....	596
6.13.4 Enable Controller .....	597
6.13.5 Logic .....	598
6.13.6 AY11 Register .....	599
6.13.7 Clock Buffer .....	600
6.13.8 Row Address Decoder Enable Logic .....	601
6.13.8.1 Delay Line .....	602
6.14 Read Write Controll OK for DLL .....	603
6.15 Buffers .....	604
6.16 Self Refresh Detector .....	605
6.17 Clock Generator .....	606

6.17.1 Delay	607
6.17.1.1 Decoder	608
6.17.2 Frequency Divider 11	609
7.0 Control Path	611
7.1 Command Input and Decoder	612
7.1.1 Command Pad Input	613
7.1.1.1 Pad Input Enable	614
7.1.1.2 Pad Input Buffer	615
7.1.2 DFF and Buffers	616
7.1.3 Command Decoder	617
7.1.3.1 Command Decoder Enable	618
7.1.3.2 CommandDecoder Input Buffer	619
7.1.3.3 Command Decoder Cell 1	620
7.1.3.4 Command Decoder Cell 2	621
7.1.4 CKE Multiplexer and Latch	622
7.2 ODT PAD Input	623
7.3 RESET Input Buffer	624
7.4 Pad Input Enable	625
7.5 Address Logic	626
7.5.1 Buffers	627
7.6 ODT and Rtt Nom Input	628
7.7 A12_BC Input Control	629
7.7.1 Shift Register 2	630
7.8 Command Decoder Output Control	631
7.8.1 REF and SRE Control	632
7.8.2 Read and Write Command Control	633
7.8.2.1 Read and Write Bank Control	634
7.8.3 Shift Register and MUX	635
7.8.4 PREA Control	636
7.8.5 ZQ Calibration Long or Short Set	637
7.8.6 Buffers	638
7.8.7 Data Output Buffer Controller	639
7.8.7.1 Oscillator	640
7.8.7.2 Register	641
7.8.7.3 Decoder	642
7.8.7.3.1 Demultiplexer 1to4	643
7.8.7.4 Clock Buffer	644
7.8.7.4.1 Bias Generator	645
7.8.7.4.2 Driver	646
7.8.7.4.3 Driver	647
7.8.7.5 Register	648
7.8.7.6 Buffers	649
7.9 Command Control Clock	650

7.9.1 Oscillator and Logic	651
7.9.2 Command Clock Input 1	652
7.9.3 Clock Generator	653
7.9.4 Clock and Logic	654
7.9.5 Frequency Divider 12	655
7.9.5.1 Buffer	656
7.9.6 Divider and Buffer	657
7.9.7 Buffers	658
7.9.8 Frequency Divider 2	659
7.9.9 Frequency Divider 3	660
7.9.10 Frequency Divider 4	661
7.9.11 Clock Buffer 1	662
7.9.12 Clock Buffer 2	663
7.10 Command Control Logic2	664
7.10.1 One Shot	665
7.11 Command Control Logic1	666
7.12 Control Latency Set	667
7.12.1 CL AL Decoder	668
7.12.2 ODT Latency Set	669
7.12.2.1 Clock Buffer	670
7.12.2.2 Decoder	671
7.12.2.3 Shift Register	672
7.12.2.4 Multiplexer and Register	673
7.12.2.5 Multiplexer and Register	674
7.12.2.6 Multiplexer and Register	675
7.12.2.7 Multiplexer 3to1	676
7.12.2.8 Logic	677
7.12.3 Read and Write Command Latency Set 1	678
7.12.3.1 Clock Buffer	679
7.12.3.2 Decoder	680
7.12.3.3 Shift Register	681
7.12.3.4 Multiplexer and Register	682
7.12.3.5 Multiplexer and Register	683
7.12.3.6 Multiplexer and Register	684
7.12.3.7 Multiplexer 3to1	685
7.12.3.8 Multiplexer and Register	686
7.12.3.9 Logic	687
7.12.4 Read and Write Command Latency Set 2	688
7.12.4.1 Multiplexer 3to1	689
7.12.4.2 Multiplexer and Register	690
7.12.5 Read and Write Command Latency Set 3	691
7.12.5.1 Clock Buffer	692
7.12.5.2 Register and Multiplexer	693



7.12.5.3 Shift Register	694
7.12.5.4 Multiplexer and Register	695
7.12.5.5 Multiplexer and Register	696
7.12.5.6 Multiplexer and Register	697
7.12.5.7 Shift Register	698
7.12.5.8 Multiplexer 3to1	699
7.12.5.9 Logic	700
7.12.5.10 Multiplexer	701
7.12.5.11 Multiplexer 3to1	702
7.12.5.12 One Shot and Buffers	703
7.12.6 Shift Register and Buffers	704
7.12.6.1 Delay	705
7.12.6.2 Shift Register	706
7.12.6.3 Buffers	707
7.12.7 Buffers 3	708
7.13 Mode Registers and Control	709
7.13.1 Mode Registers	710
7.13.1.1 BA for MR Select	711
7.13.1.2 Clock For Mode Registers 3	712
7.13.1.2.1 Clock For Mode Registers 2	713
7.13.1.2.2 Clock For Mode Registers 1	714
7.13.1.3 Mode Registers 3	715
7.13.1.3.1 MPR Decoder	716
7.13.1.4 Mode Register 2	717
7.13.1.4.1 CWL Decoder	718
7.13.1.4.2 Rtt_WR Decoder	719
7.13.1.5 Mode Register 1	720
7.13.1.5.1 Rtt_Nom Decoder	721
7.13.1.5.2 DIC Decoder	722
7.13.1.6 Mode Register 0	723
7.13.1.6.1 Burst Length Decoder	724
7.13.1.6.2 CAS Latency Buffer	725
7.13.1.7 Buffers	726
7.13.1.8 Buffers	727
7.13.2 Command Control Logic3	728
7.13.2.1 Shift Register Logic 2	729
7.13.2.2 CL CWL Detector	730
7.13.2.3 Command Detector	731
7.13.2.4 One Shot and Logic	732
7.13.2.5 MR Logic	733
7.13.2.6 Latches 5	734
7.13.2.7 Shift Register Logic	735
7.13.2.8 Command Control and Register	736

7.13.2.8.1 One Shot and Register2	737
7.13.2.8.2 Driver and Multiplexer	738
7.13.2.8.3 One Shot and Register 1	739
7.13.2.9 Shift Register 1	740
7.13.3 Mode Register Control Logic2	741
7.13.4 Mode Register Control Logic1	742
7.14 Data Path Control	743
7.14.1 Data Write Input Control and Test	744
7.14.1.1 Test for Data Write 4	745
7.14.1.2 Test for Data Write 3	746
7.14.1.3 Test for Data Write 2	747
7.14.1.4 Test for Data Write 1	748
7.14.2 Data Write and Read Control	749
7.14.2.1 Write and Read Control 2	750
7.14.2.2 Write and Read Control 1	751
7.14.2.2.1 Data Write Muxs Latches and Read Driver Control	752
7.14.2.2.1.1 Nor and Driver 1	753
7.14.2.2.2 Buffers	754
7.14.3 Data Read Control	755
7.14.3.1 Register and Driver	756
7.14.3.2 Data Read Control 2	757
7.14.3.3 Data Read Control Circuit	758
7.14.3.3.1 Data Read Control Cell 1	759
7.14.3.3.1.1 Shift Register and Latch	760
7.14.3.3.2 Data Read Control Cell 2	761
7.14.3.3.2.1 Shift Register Latch 2	762
7.14.3.3.3 Control and Buffers	763
8.0 Test Circuits	765
8.1 Test Input Circuit 2	766
8.1.1 Decoder	767
8.1.1.1 Decoder	768
8.1.1.2 Decoder	769
8.2 Test Input Circuits	770
8.2.1 Decoder	771
8.3 Dummy 1	772
8.4 Test and Configuration	773
8.4.1 Address and Command Controller Test Circuits for Odd Banks	774
8.4.1.1 Buffers	775
8.4.1.2 Enable Logic	776
8.4.1.3 Tset Address Buffers	777
8.4.1.3.1 Register	778
8.4.1.3.2 Latches	779
8.4.1.3.2.1 Falling Edge Detector	780

8.4.1.4 Test Command Controll for Odd Banks -----	781
8.4.1.4.1 Register -----	782
8.4.1.4.2 Test Enable Signal -----	783
8.4.1.4.2.1 Register -----	784
8.4.1.4.3 Command Decoder for Test -----	785
8.4.1.4.4 Oscillator -----	786
8.4.1.4.5 Register for Test -----	787
8.4.1.4.6 Test Logic -----	788
8.4.1.4.7 Test Timing Controller -----	789
8.4.1.4.7.1 Oscillator Enable Signal -----	790
8.4.1.4.7.2 Oscillator -----	791
8.4.1.4.7.3 Frequency Divider -----	792
8.4.1.4.8 Test Bank Control for Four Banks -----	793
8.4.1.4.8.1 Register -----	794
8.4.1.4.8.2 Lateches -----	795
8.4.1.4.8.3 Decoder -----	796
8.4.1.4.8.4 Latches -----	797
8.4.1.4.8.5 Multiplexers -----	798
8.4.1.4.8.6 Buffers -----	799
8.4.1.4.8.7 Buffers -----	800
8.4.1.4.8.8 Buffers -----	801
8.4.1.4.9 Logic -----	802
8.4.1.4.10 Logic -----	803
8.4.1.5 Test Address Predecoder -----	804
8.4.1.6 Test Address Predecoder -----	805
8.4.1.7 Test Address Predecoder -----	806
8.4.1.8 Test Address Predecoder -----	807
8.4.1.9 Test Address Predecoder -----	808
8.4.1.10 Address Multiplexer for Odd Banks -----	809
8.4.1.10.1 Latches And Multiplexer -----	810
8.4.1.10.2 Buffers -----	811
8.4.1.10.3 Buffers -----	812
8.4.1.10.4 Buffers 23 -----	813
8.4.1.10.5 Buffers -----	814
8.4.1.11 Buffers -----	815
8.4.1.12 Buffers -----	816
8.4.2 Fuse Test Circuits for Two Banks -----	817
8.4.2.1 Fuse Circuits -----	818
8.4.2.2 Fuse Circuits -----	819
8.4.2.3 Latches -----	820
8.4.2.4 Latches -----	821
8.4.2.5 Nor Logic 2 -----	822
8.4.2.6 NOR Logic 3 -----	823

8.4.2.7 NOR Logic 4	824
8.4.3 Latches and Buffers	825
8.4.4 Latches and Buffer	826
8.5 Test Block 1	827
8.5.1 Latches and Buffers	828
8.5.2 Latches and Buffers	829
8.5.3 Latches and Buffers	830
8.5.4 Latches and Buffers	831
8.5.5 Latches and Buffers	832
8.5.6 Latches	833
8.5.7 Latches and Buffers	834
8.5.8 Buffers	835
8.5.9 Buffers	836
8.5.10 Buffers	837
8.6 Test Block 2	838
8.6.1 Latches and Buffers	839
8.6.2 Latches and Buffers	840
8.6.3 Latch Cells and Buffers 4	841
8.6.4 Latches and Buffers	842
8.6.5 Latches and Buffers	843
8.6.6 Latches and Buffers	844
8.6.7 Latches and Buffers	845
8.6.8 Latch Cells and Buffers 2	846
8.6.9 Latches	847
8.6.10 Buffers	848
8.6.11 Buffers	849
8.6.12 Buffers	850
8.6.13 Buffers	851
9.0. CELL DEFINITION	852
9.1. AOI112_1	853
9.2. AOI112_2	854
9.3. AOI112_3	855
9.4. AOI112_4	856
9.5. AOI112_5	857
9.6. AOI122_1	858
9.7. AOI122_2	859
9.8. AOI13	860
9.9. AOI13_2	861
9.10. AOI13_3	862
9.11. AOI13_4	863
9.12. AOI14_1	864
9.13. Buffer 1	865
9.14. Buffer 2	866

9.15. Buffer 3	867
9.16. Buffer 4	868
9.17. Buffer 5	869
9.18. Buffer 6	870
9.19. Buffer 7	871
9.20. Buffer 8	872
9.21. Capacitor Cell	873
9.22. D Flip Flop 1	874
9.23. D Flip Flop 10	875
9.24. D Flip Flop 11	876
9.25. D Flip Flop 12	877
9.26. D Flip Flop 13	878
9.27. D Flip Flop 14	879
9.28. D Flip Flop 15	880
9.29. D Flip Flop 16	881
9.30. D Flip Flop 17	882
9.31. D Flip Flop 18	883
9.32. D Flip Flop 19	884
9.33. D Flip Flop 2	885
9.34. D Flip Flop 20	886
9.35. D Flip Flop 21	887
9.36. D Flip Flop 22	888
9.37. D Flip Flop 23	889
9.38. D Flip Flop 25	890
9.39. D Flip Flop 26	891
9.40. D Flip Flop 27	892
9.41. D Flip Flop 28	893
9.42. D Flip Flop 29	894
9.43. D Flip Flop 30	895
9.44. D Flip Flop 32	896
9.45. D Flip Flop 33	897
9.46. D Flip Flop 34	898
9.47. D Flip Flop 35	899
9.48. D Flip Flop 36	900
9.49. D Flip Flop 37	901
9.50. D Flip Flop 38	902
9.51. D Flip Flop 39	903
9.52. D Flip Flop 4	904
9.53. D Flip Flop 40	905
9.54. D Flip Flop 41	906
9.55. D Flip Flop 42	907
9.56. D Flip Flop 43	908
9.57. D Flip Flop 44	909

9.58. D Flip Flop 45	910
9.59. D Flip Flop 6	911
9.60. D Flip Flop 7	912
9.61. D Flip Flop 8	913
9.62. D Flip Flop 9	914
9.63. Decoder Cell 1	915
9.64. Decoder Cell 2	916
9.65. Delay 1	917
9.66. Delay 10	918
9.67. Delay 11	919
9.68. Delay 12	920
9.69. Delay 13	921
9.70. Delay 14	922
9.71. Delay 15	923
9.72. Delay 16	924
9.73. Delay 17	925
9.74. Delay 19	926
9.75. Delay 2	927
9.76. Delay 20	928
9.77. Delay 21	929
9.78. Delay 22	930
9.79. Delay 23	931
9.80. Delay 24	932
9.81. Delay 25	933
9.82. Delay 26	934
9.83. Delay 27	935
9.84. Delay 28	936
9.85. Delay 29	937
9.86. Delay 3	938
9.87. Delay 30	939
9.88. Delay 4	940
9.89. Delay 5	941
9.90. Delay 8	942
9.91. Delay 9	943
9.92. INV 1	944
9.93. INV 10	945
9.94. INV 11	946
9.95. INV 12	947
9.96. INV 2	948
9.97. INV 3	949
9.98. INV 4	950
9.99. INV 5	951
9.100. INV 6	952

9.101. INV 7	953
9.102. INV 8	954
9.103. INV 9	955
9.104. Latch	956
9.105. Latch 1	957
9.106. Latch 10	958
9.107. Latch 11	959
9.108. Latch 12	960
9.109. Latch 13	961
9.110. Latch 14	962
9.111. Latch 15	963
9.112. Latch 16	964
9.113. Latch 18	965
9.114. Latch 2	966
9.115. Latch 20	967
9.116. Latch 21	968
9.117. Latch 22	969
9.118. Latch 23	970
9.119. Latch 24	971
9.120. Latch 25	972
9.121. Latch 28	973
9.122. Latch 29	974
9.123. Latch 31	975
9.124. Latch 32	976
9.125. Latch 33	977
9.126. Latch 34	978
9.127. Latch 35	979
9.128. Latch 36	980
9.129. Latch 37	981
9.130. Latch 38	982
9.131. Latch 39	983
9.132. Latch 40	984
9.133. Latch 41	985
9.134. Latch 42	986
9.135. Latch 43	987
9.136. Latch 44	988
9.137. Latch 45	989
9.138. Latch 46	990
9.139. Latch 47	991
9.140. Latch 48	992
9.141. Latch 49	993
9.142. Latch 5	994
9.143. Latch 50	995

9.144. Latch 51	996
9.145. Latch 6	997
9.146. Latch 7	998
9.147. Latch 8	999
9.148. Latch Cell 1	1000
9.149. Latch Cell 2	1001
9.150. Latch Cell 3	1002
9.151. Latch Cell 4	1003
9.152. Leve Shifter 18	1004
9.153. Leve Shifter 19	1005
9.154. Level Shifter 1	1006
9.155. Level Shifter 10	1007
9.156. Level Shifter 11	1008
9.157. Level Shifter 12	1009
9.158. Level Shifter 13	1010
9.159. Level Shifter 14	1011
9.160. Level Shifter 15	1012
9.161. Level Shifter 16	1013
9.162. Level Shifter 17	1014
9.163. Level Shifter 2	1015
9.164. Level Shifter 20	1016
9.165. Level Shifter 21	1017
9.166. Level Shifter 22	1018
9.167. Level Shifter 23	1019
9.168. Level Shifter 24	1020
9.169. Level Shifter 25	1021
9.170. Level Shifter 26	1022
9.171. Level Shifter 27	1023
9.172. Level Shifter 28	1024
9.173. Level Shifter 29	1025
9.174. Level Shifter 3	1026
9.175. Level Shifter 30	1027
9.176. Level Shifter 31	1028
9.177. Level Shifter 32	1029
9.178. Level Shifter 33	1030
9.179. Level Shifter 34	1031
9.180. Level Shifter 35	1032
9.181. Level Shifter 36	1033
9.182. Level Shifter 37	1034
9.183. Level Shifter 38	1035
9.184. Level Shifter 39	1036
9.185. Level Shifter 4	1037
9.186. Level Shifter 5	1038



9.187. Level Shifter 6	1039
9.188. Level Shifter 7	1040
9.189. Level Shifter 8	1041
9.190. Level Shifter 9	1042
9.191. MUX21 And Latch 1	1043
9.192. MUX31 And Latch 2	1044
9.193. Multiplexer 2to1 1	1045
9.194. Multiplexer 2to1 10	1046
9.195. Multiplexer 2to1 12	1047
9.196. Multiplexer 2to1 15	1048
9.197. Multiplexer 2to1 16	1049
9.198. Multiplexer 2to1 17	1050
9.199. Multiplexer 2to1 18	1051
9.200. Multiplexer 2to1 2	1052
9.201. Multiplexer 2to1 3	1053
9.202. Multiplexer 2to1 4	1054
9.203. Multiplexer 2to1 5	1055
9.204. Multiplexer 2to1 6	1056
9.205. Multiplexer 2to1 7	1057
9.206. Multiplexer 2to1 9	1058
9.207. Multiplexer 3to1 1	1059
9.208. Muxltiplexer 2to1 13	1060
9.209. Nand2_1	1061
9.210. Nand2_2	1062
9.211. Nand2_3	1063
9.212. Nand3_1	1064
9.213. Nand3_2	1065
9.214. Nand3_3	1066
9.215. Nor2_2	1067
9.216. Nor2_1	1068
9.217. Nor2_3	1069
9.218. Nor2_4	1070
9.219. Nor2_6	1071
9.220. Nor2_7	1072
9.221. OAI211_1	1073
9.222. OAI211_2	1074
9.223. OAI211_3	1075
9.224. OAI211_4	1076
9.225. OAI31_1	1077
9.226. OAI31_2	1078
9.227. OAI31_3	1079
9.228. OAI31_4	1080
9.229. OAI31_5	1081

9.230. OAI41_1	1082
9.231. Pull Down 2	1083
9.232. Pull Up 1	1084
9.233. Pull Up 3	1085
9.234. Tri-Buffer 1	1086
9.235. Tri-Buffer 2	1087
9.236. Tri-Nand2	1088
9.237. XNOR	1089
9.238. Xnor2	1090
9.239. Xnor2	1091
9.240. Xnor2_1	1092
9.241. Xnor2_10	1093
9.242. Xnor2_2	1094
9.243. Xnor2_3	1095
9.244. Xnor2_4	1096
9.245. Xnor2_5	1097
9.246. Xnor2_7	1098
9.247. Xor2_1	1099
9.248. Xor2_11	1100
9.249. Xor2_12	1101
9.250. Xor2_13	1102
9.251. Xor2_14	1103
9.252. Xor2_15	1104
9.253. Xor2_16	1105
9.254. Xor2_17	1106
9.255. Xor2_2	1107
9.256. Xor2_3	1108
9.257. Xor2_4	1109
9.258. Xor2_5	1110
9.259. Xor2_6	1111
9.260. Xor2_7	1112
9.261. Xor2_8	1113
9.262. Xor2_9	1114
9.263. delay 6	1115
STANDARD CELL	1116
Appendix: Signal Description	1128